# Safety and Liveness of MCS Lock—Layer by Layer

Jieung Kim<sup>(⊠)</sup>, Vilhelm Sjöberg, Ronghui Gu, and Zhong Shao

Yale University, New Haven, USA {jieung.kim,vilhelm.sjoberg,ronghui.gu,zhong.shao}@yale.edu

Abstract. The MCS Lock, a small but complex piece of low-level software, is a standard algorithm for providing inter-CPU locks with FIFO ordering guarantee and scalability. It is an interesting target for verification—short and subtle, involving both liveness and safety properties. We implemented and verified the MCS Lock algorithm as part of the CertiKOS kernel [8], showing that the C/assembly implementation *contextually refines* atomic specifications of the acquire and release lock methods. Our development follows the methodology of *certified concurrent abstraction layers* [7,9]. By splitting the proof into layers, we can modularize it into separate parts for the low-level machine model, data abstraction, and reasoning about concurrent interleavings. This separation of concerns makes the layered methodology suitable for verified programming in the large, and our MCS Lock can be composed with other shared objects in CertiKOS kernel.

### 1 Introduction

The MCS algorithm for scalable fair inter-CPU mutex locks makes for an interesting case study in program verification. Although the program is short, the proof is challenging. First, the implementation of a lock algorithm can not itself use locks, so it has to rely solely on atomic memory instructions and be robust against any possible interleavings between CPUs. This is the most challenging type of concurrency, so-called lock-free programming. Second, unlike algorithms which only promise mutual exclusion, the MCS algorithm also aims for fairness among CPUs. To check that it got it right, our correctness theorem needs to guarantee not only mutual exclusion (a safety property) but also bounded waiting time (a liveness property).

Previous work [19,22] has studied the correctness of the algorithm itself, but those verification efforts did not produce executable code, and did not explore how to integrate the proof of the algorithm into a larger system. We have created a fully verified implementation and added it as part of the CertiKOS kernel [8], which consists of 6500 lines of C and assembly implementation and 135K lines of Coq proofs.

In order to manage such a large verification effort, the CertiKOS team developed a methodology known as *certified (concurrent) abstraction layers*, as well as a set of libraries and theorems to support it. Previous papers [7,9] described this framework, but many readers found them dense and hard to follow because they immediately present the formalism at its most abstract and general. This paper aims to be a complement: by zooming in on the implementation of one small part of the kernel (the MCS Lock module), we illustrate what it is like to *use* the framework, how to write specifications in the "layers" style, and what the corresponding proof obligations are. We hope this paper will be an easier entry point for understanding our verification framework.

As we will see, CertiKOS-style verification has several distinctive features which stem from the requirements of a large kernel. First, it is suitable for **deal-ing with low-level code**. To make the proofs tractable we mainly work at the C level (relying on the CompCert verified compiler [17]), but sometimes we need to go lower. For example the MCS algorithm needs to use atomic CPU instructions (*fetch-and-store* and *compare-and-swap*), so we need a way to mix C and assembly code. At the same time, C itself is too low-level to conveniently reason about, so we need **data abstraction** to hide the details about representation in memory.

Second, in order to handle large developments we need **separation of responsibilities**. In a small proof of an algorithm in isolation, you can state the specification as a single pre- and post-condition which specifies the shape and ownership of the data structure, the invariants (e.g. mutual exclusion), the liveness conditions, and even the behavior of the lock's client code (the critical section code). But such a proof is not modular and not re-usable. In our development, these are done as separate refinement steps, in separate modules with explicit interfaces, and can even be the responsibility of different software developers.

Finally, the layers approach is **general purpose**, in the sense that the same semantic framework can be used for proving all kinds of properties. The model of program execution exposed to the programmer is simple, mostly the same as for sequential code and with a notion of logs of events to model concurrency. Unlike working in a special-purpose program logic, we did not have to add any features to show a liveness property, because we can directly reason in Coq about **how long** an execution will take.

In the remaining parts of the paper, we first explain the C code that we will be verifying (Sect. 2). Then in the bulk of the paper, we explain our proof strategy by going through each abstraction layer in turn, concluding with the safety and starvation freedom properties (Sect. 4). Finally we explain how our proofs fit as a part of the larger CertiKOS development (Sect. 5) and discuss related and future work (Sect. 6). Our development makes several contributions:

- It provides a concrete example of CertiKOS-style verification; in particular we can see how to customize the machine model (Sect. 4.1) and how to split the verification effort into CPU-local reasoning (Sects. 3.1 and 4.2).
- We show a way to prove that an atomic specification refines a concurrent implementation, while still using downward rather than upward simulations.

The trick is to provide a *function* from low-level to high-level logs of events (Sects. 4.5 and 4.6).

- We propose a new way to specify the desired—atomic—behavior of the lock/ unlock methods. To ensure liveness, the specification of the lock method itself includes a promise to later call unlock; we do this using a bounding counter (Sect. 4.5).
- And of course, we provide the first implementation of the MCS algorithm that has been both rigorously verified (with a mechanized proof) and at the same time realized (as part of a running kernel).

### 2 The MCS Algorithm

The MCS algorithm [21] is a list-based queuing lock, which provides a *fair* and *scalable* mutex mechanism for multi-CPU computers. Fairness means that CPUs that compete for the lock are guaranteed to receive it in the same order as they asked for it (FIFO order). With an unfair lock, CPUs that try to take the lock can get nondeterministically passed over (even a million times in a row [3]) creating unpredictable latency.

Fairness is also important to verification, because without it there is the possibility that one particular CPU is continuously passed over so it loops forever this is infinitely improbable, but not impossible. So unless the lock guarantees fairness, there is no way to prove a termination-sensitive refinement between the implementation and a simple (terminating) specification. With a non-fair lock, we would have to settle for either an ugly specification that allowed nontermination, or for a weaker notion of correctness such as termination-insensitive refinement.

The data structure of an MCS Lock (Fig. 1) has one global field pointing to the last node of the queue structure, and per-CPU nodes forming each node in the queue. This is similar to an ordinary queue data structure. If the queue is empty, we set last to the value TOTAL\_CPU, which acts as a null value (we could also have used e.g. -1). The queue is used to order the waiting CPUs, in order to ensure that lock acquisition is FIFO. The structs also include padding to take up a full cache lines and avoid false sharing. Each node is owned by one particular CPU (the array is indexed by CPU id). This is what makes the lock scalable: a CPU looping waiting for the lock will only read its own busy flag, so there is no cache-line bouncing. Simpler lock algorithms make all the CPUs read the same memory location, which does not scale past 10–40 CPUs [1].

Figure 1 shows the code for the acquire lock and release lock operations. The acquire lock function uses an atomic *fetch-and-store* expression to *fetch* the current last value and *store* its CPU-id as the last value of the lock in a single action (line 6). Then, if the previous last value was TOTAL\_CPU, the CPU can directly acquire the lock and enter the critical section (line 7). If the previous last value was not TOTAL\_CPU, it means that some other CPUs are in the critical section or in the queue waiting to enter it (line 9 to line 10). In this case, the current CPU will wait until the previous node in the queue sets the current CPU's busy flag as FREE during the lock release.

276 J. Kim et al.

```
i typedef struct mcs node{
                                            6 typedef struct mcs lock{
    uint next;
                                                uint last;
                                                uint lock padding[15];
    uint busy;
    uint node padding[14];
                                                mcs node ndpool[TOTAL CPU];
4
                                            9
5 }mcs node;
                                           10 }mcs lock:
 void mcs acquire(uint lk id){
                                           11 }
    uint cpuid, prev;
                                           12 void mcs release(uint lk id){
    cpuid = get CPU ID();
                                                uint cpuid, nid;
    LK[lk id].ndpool[cpuid].busy = BUSY;
                                                cpuid = get CPU ID();
4
                                           14
    LK[lk id].ndpool[cpuid].next =
                                                if(CAS(&(LK[lk id].last),cpuid,
      TOTAL CPU;
                                                   TOTAL CPU) return;
    prev = FAS(&(LK[lk id].last),cpuid);
                                                while (LK[lk id].ndpool[cpuid].next==
6
                                           16
    if(prev == TOTAL CPU) return;
                                                   TOTAL CPU);
    LK[lk id].ndpool[prev].next = cpuid;
                                                nid = LK[lk id].ndpool[cpuid].next;
8
                                                LK[lk_id].ndpool[nid].busy = FREE;
    while(LK[lk id].ndpool[cpuid].busy==
9
                                           18
      BUSY);
                                           19
                                                return;
    return;
                                           20 }
```

Fig. 1. Data structure and the implementation of MCS Lock (in C).

Release lock also has two execution paths, based on the result of an atomic operation, *compare-and-swap* (line 15). The CAS operation succeeds, immediately releasing the lock, if the current CPU is the only one in the queue. If the CAS fails, this implies that some other CPU has already performed the *fetch-and-store* operation (line 6). Thus, the current CPU busy waits until that other CPU sets the next field (line 8), and then passes the lock to the head of the waiting queue by assigning busy.




Fig. 2. A possible execution sequence for an MCS Lock.

Figure 2 illustrates a possible sequence of states taken by the algorithm. At the beginning (a), the lock is free, and CPU 1 can take it in a single atomic FAS operation (b). Since CPU 1 did not have to wait for the lock, it does not need to update its *next*-pointer. After that, CPUs 2 and 3 each try to take the lock ((c) and (d)). The last value will be updated correctly thanks to the property of the atomic expression. However, there can be some delay in-between a CPU updating the *tail* pointer, and adjusting the *next*-pointer of the previous node

in the queue; as this example illustrates, that means although there are three nodes which logically makes up the queue of waiting CPUs, any subset of the next-pointers may be unset. At (e), although CPU 1 wants to release the lock, the CAS call will return false (because tail is 3, not 1). In this case, CPU 1 has to wait in a busy-loop until CPU 2 has set its *next*-pointer (f). After that, the CPU 1 can set the busy flag to FREE for the next node in the queue, CPU 2's node, which releases the lock (g).

Because the algorithm is fair, it satisfies a *liveness* property: "Suppose all clients of the lock are well-behaved, i.e. whenever they acquire a lock they release it again after some finite time, and suppose the scheduling of operations from different CPUs is fair. Then whenever mcs\_acquire or mcs\_release are called they will succeed within some finite time." A big part of our formal development is devoted to stating and proving this.

#### 3 Abstraction Layers

The most distinctive thing about CertiKOS-style verification is the notion of *abstraction layers* [7]. Of course, any large-scale programming or verification project uses layers of abstraction, but typically these are merely an informal organization that the programmer has in mind when writing the program. In CertiKOS, we formalize layers as objects defined in Coq, these layers are treated as first-class objects, and we use the framework to vertically compose them. We split the MCS Lock verification into five layers, each building on the interface exposed by the layer below.

Our notion of a "layer interface" is a particular style of state machine where the transitions correspond to function calls, while a "layer" in our development is a proof of refinement between interfaces. More formally, an *abstraction layer* is a tuple  $(L_1, M, L_2)$ , together with a refinement proof showing that the code M, when run on top of a system specified by the interface  $L_1$ , faithfully implements the interface  $L_2$ . Then another layer  $(L_2, M', L_3)$  can run on top of the first one. Functions in M' can call functions in M, but we only need to look at the specification  $L_2$  to prove them correct.

The code M is a set of functions written in C or assembly, and the entire stack of layers can be compiled to executable code using a modified version of CompCert called CompCertX [7]. It is also possible to have a layer with no code at all. Such a "pure refinement" layer represents a proof that the interfaces  $L_1$  and  $L_2$  are equivalent. The last two layers in our development are pure refinements.

Each layer interface L is a pair L = (A, P), where A is Coq data type (usually a record type) which we call the *abstract state type*, and P is a set of named *primitive specifications* which describe the behavior of C/assembly functions. Each primitive specification  $\sigma \in P$  is written as a Coq function of type  $\sigma : (val^* \times mem \times A) \rightarrow \text{option} (val \times mem \times A)$ . The types val and mem are borrowed from CompCert's operational semantics for C; val and val<sup>\*</sup> are the type of C values and lists of values (for the function return value and arguments), and mem is the type of C memory states. The idea is that a pair (m, d):  $mem \times A$  represents the state of the computer. A typical refinement proof for a layer  $((A_1, P_1), M, (A_2, P_2))$  will give a relation R saying that the fields in  $A_2$  represent certain objects stored in memory. Then the high-level specifications in  $P_2$  can refer to the abstract value d when specifications in  $P_1$  had to talk about the memory state m. In particular, in Sect. 4.1 we will define a layer which proves a relation between the array LK (see Fig. 1) and an abstract state. The specifications in all layers about it never need to mention memory again, so they avoid all the side conditions to do with C memory accesses.

### 3.1 Events, Logs, and Concurrent Contexts

In order to handle concurrent programs, the verification framework imposes some structure on the specifications [9]. Each record type A must include at least a log of events (written l) and a concurrent context (written  $\varepsilon$ , further explained in Sect. 4.2). For almost all of the MCS Lock development, these are the only two fields that matter. Instead of representing the state of shared memory by an arbitrary type A, it will be represented using the log.

```
Inductive TicketOracleEvent :=
// Events for MCS-lock primitives
SWAP_TAIL (bound: nat) (IS_CPU_NUM: bool) | CAS_TAIL (success : bool)
GET_NEXT | SET_NEXT (old_tail: Z) | GET_BUSY (busy : bool) | SET_BUSY
// Events for the high-level queue-lock
WAIT_LOCK (n: nat) | REL_LOCK.
Inductive SharedMemEvent := ...
```

Fig. 3. Event set for MCS Lock

An *event* is any action which has observable consequences for other CPUs. Each specification must define events for all the points in the program where it reads or writes to shared memory (but not for accesses to thread-local memory). The *log* is a list of events, representing all actions that have happened in the computer since it began running. Actions from different CPUs are interleaved in the list. When we write a specification we can chose the set of events, as long as it is fine-grained enough to capture all scheduling interleavings that may happen. Figure 3 shows the event definition used to model lock acquire and release. They correspond to the part of the MCS lock source code in Fig. 1 acquiring/releasing the lock after we show starvation freedom.

Because all CPUs see a single linear log, this model assumes that the machine is sequentially consistent. Even with this assumption, verifying the MCS algorithm is not easy (the other proofs we are aware of assume sequential consistency too), so we leave weak memory models to future work.

The first six events correspond to places where the C code reads or writes to memory, e.g. the SWAP TAIL bound success event is for the operations from line 4 to 6 in Fig. 1. The events carry enough data that you can reconstruct what the state of the memory was, e.g. the second argument IS CPU NUM indicates whether the previous "last" value of MCS lock was the "TOTAL CPU" value. However, there is also one non-obvious novel idea here: the first argument is the *bound number*. This plays a key role in our development. Every client that invokes mcs acquire has to promise a bound for the critical section. This number does not influence the compiled code in any way, but the *specification* says that it is invalid to hold the critical section for longer than that. For a thread waiting for a lock, its wait time can be estimated based on other threads' bound number. For the lock holder, it has to guarantee to exit the critical section within its own bound. Thus, by locally showing that each thread follows this protocol, we can derive the liveness property for the whole system. (To be precise, the bound number is a limit on the number of events that can get appended to the log, see the counter c1 in Sect. 4.4. Every CPU adds at least one event every time it "does something", e.g. each loop iteration in mcs release appends a GET\_NEXT event, so as we will see in Sect. 4.5 this sufficies to give a bound of the number of loop iterations in the lock acquire function. In the following we often speak of "number of operations", which does not mean single CPU instructions, but instead the operations represented by particular events.)

Those six events are used to show the functional correctness of an MCS Lock. However, for clients that use the MCS Lock to build shared objects they expose too much implementation details. In Sect. 4.5 we will prove linearizability and starvation freedom, to replace them with just two events, WAIT\_LOCK and REL LOCK.

In addition to the above eight events, which are generated by the lock acquire and release functions, the clients of the lock will also generate events while they are in the critical section. Mutex locks in CertiKOS are used to protect blocks of shared memory, so we call the events generated by the client code **shared memory events**. The final specification we prove will entail that a shared memory event from CPU i can only happen in the interval between a lock acquire event for i and a lock release event for i, which is how we express the mutual exclusion property.

### 4 Verification—Layer by Layer

We build five layers, starting from a base layer which represents the machine model that our compiled code will run on.<sup>1</sup> Figure 4 shows the overall structure of our development. For simplicity the figure only includes lock primitives, and not primitives passed through from below. The arrows show dependencies between adjacent layers, for example the definition of wait\_lock in MMCSLockOp uses three primitives (mcs\_swap\_tail, mcs\_set\_next, and mcs\_get\_busy) from the MMCSLockAbsIntro layer.

<sup>&</sup>lt;sup>1</sup> See the long version of this paper [15] for some additional details in this section.




Fig. 4. MCS Lock layers

The layers MCSMCurID through MMCSLockAbsIntro introduces getter and setter functions for accessing memory (Sects. 4.1 and 4.2). These layers also contain logical primitives which record events to the log; we are in effect manually implementing a model of concurrent execution by extending a sequential operational semantics for C.

The layer MMCSLockOp contains the C code from Fig. 1. This layer proves lowlevel functional correctness, i.e. it reasons about the C code and abstracts away details about memory accesses, integer overflows, etc., to expose an equivalent specification written as a Coq function (Sect. 4.3).

The two top layers, MQCSLockOp and MHMCSLockOp, do not introduce any new primitives. They simplify the specifications of the release- and acquire lock functions (pass\_lock and wait\_lock), i.e. each layer ascribes a different specification (with a different log replay function and a set of events) to the same C function. Those specification names are notated inside the square bracket in Fig. 4.

The layer MQMCSLockOp adds ghost state, keeping track of a queue of waiting CPUs (Sect. 4.4). This queue is key to the liveness proof but is not explicitly represented in the C implementation. The top layer MHMCSLockOp proves starvation freedom and liveness (Sect. 4.5). This lets us ascribe atomic specifications where taking or releasing a lock generates just a single event to the log.

#### 4.1 Memory Operations Layers

Although we glossed over this in Fig. 1, our actual C implementations of msc\_acquire and msc\_release do not access memory directly. Instead, they call

a collection of helper functions with names like mcs\_set\_next. The lowest two layers in our proofs are devoted to implementing these helper functions.

We first describe the first and the lowest tuple in our proofs in Fig.4, (MCSMCurID, M, MMCSLockIntro). All primitives defined in MCSMCurID are part of the trusted computing base, and correspond to empty functions in our compiled code. Eight of the primitives in MCSMCurID are closely related to the MCS Lock verification:

```
{atomic_mcs_log, atomic_mcs_SWAP, atomic_mcs_CAS, mcs_init_node_log,
mcs_GET_NEXT_log, mcs_SET_NEXT_log, mcs_GET_BUSY_log, mcs_SET_BUSY_log}
```

Two primitives, atomic\_mcs\_SWAP and atomic\_mcs\_CAS are for the two atomic instructions *fetch-and-store* and *compare-and-swap*, and will be further discussed below. The other six are used to update the log. As we noted in Sect. 3.1, the log is part of the abstract state. Ordinary assembly instructions only modify physical memory, not abstract state, so in order for programs to be able to append events to the log we include these six primitives in MCSMCurID. For example, the specification of mcs\_SET\_NEXT\_log will update the log by adding one (SET\_NEXT,prev\_id) event. In the compiled code, these primitives appear as empty functions that do nothing, they are only used to modify the logical state.

The code M in the layer contains the functions which actually modifies the memory in the way the event announces. Each function in M calls the corresponding primitive from MCSMCurID inside the function to add the event to the log. For example, mcs\_SET\_NEXT, one function in M, writes to next and also calls the empty function mcs\_SET\_NEXT\_log:

```
void mcs_SET_NEXT(uint lk_id, uint cpuid, uint pv_id) {
    mcs_SET_NEXT_log(lk_id, cpuid, pv_id);
    (LK[lk id].ndpool[pv id]).next = cpuid; }
```




Fig. 5. The structure of the memory operations layer

The interface MMCSLockIntro contains the high level specification for each function defined in M. The high level specifications work on the log instead of the exact memory slot LK. Therefore, after proving the *refinement* between the memory (LK in Fig. 5) and the abstract state (*log* in Fig. 5), we only need to care about the abstract state.

For the refinement proof, we need two more ingredients. The first one is a log replay function. A log is merely a list of events, but what specifications need to know is what the state of the system will look like after those events have executed, and a replay function computes that. Different layers may define different replay functions in order to interpret the same log in a way that suits their proofs. In MMCSLockIntro, we define CalMCSLock with the type "MultiLog -> option MCSLock", where the definition of MCSLock is "MCSLOCK (tail: Z) (lock\_array: ZMap.t (bool \* Z))". The return type of this log replay function closely corresponds to C data structures, which makes it easy to prove the refinement. (ZMap is a finite map from Z to bool\*Z.) The second ingredient is a relation R which shows the relationship between the concrete memory in underlay MCSMCurID and the abstract state in overlay MMCSLockIntro. As a part of R, we define match\_MCSLOCK as follows:

**Definition 1** (match\_MCSLOCK). Suppose that 'loc' is among the proper field accessors for the MCS Lock (i.e. 'last', 'ndpool[i].next', or 'ndpool[i].busy' when  $0 \le i < TOTAL\_CPU'$ ). And, assuming that l is a shared log. Then define

match\_MCSLOCK (l: Log) (b: block) loc iff (∃ val, Mem.load Mint32 m b loc = Some(val) ∧ Mem.valid\_access m b loc ∧ (CalMCSLock(l) = Some(mcsval) -> loc<sub>a</sub>@mcsval = val))

when ' $loc_a@mcsval$ ' represents the corresponding value to the ' $loc_a$ ' in the 'mcsval' and ' $loc_a$ ' corresponds to the value of 'loc'.

Intuitively, the definition says that the value that CalMCSLock calculates from the log always corresponds to the value in the memory with the same identifiers. The memory access functions Mem.load and Mem.valid\_access are from CompCert's operational semantics for C. Using the definition, we prove one theorem for each primitive, which shows that the memory refines the shared log. E.g., for mcs\_SET\_NEXT we prove:

**Theorem 2 (Simulation for** mcs\_SET\_NEXT). Let R be the relation defined as match\_MCSLOCK over LK@mem and LOG@A\_1, identity relation for other parts of mem,  $A_0$  and  $A_1$ . Then

$$\begin{split} &\forall (\texttt{m}_1 \ \texttt{m}_1' \ \texttt{m}_0: mem) \ (\texttt{d}_0 \ :A_0) \ (\texttt{d}_1 \ \texttt{d}_1':A_1), \\ & if \ \texttt{mcs\_SET\_NEXT}_{L_1}(v,\texttt{m}_1,\texttt{d}_1) = \texttt{Some}(\texttt{m}_1',\texttt{d}_1') \ and \ R \ (\texttt{m}_1,\texttt{d}_1) \ (\texttt{m}_0,\texttt{d}_0), \\ & then \ there \ exists \ (\texttt{m}_0': mem) \ (\texttt{d}_0':A_0), \ such \ that \\ & \texttt{mcs\_SET\_NEXT}_{L_0}(v,\texttt{m}_0,\texttt{d}_0) = \texttt{Some}(\texttt{m}_0',\texttt{d}_0') \ and \ R \ (\texttt{m}_1',\texttt{d}_1') \ (\texttt{m}_0',\texttt{d}_0'). \end{split}$$

One interesting variation is the semantics for fetch-and-store and compareand-swap. These instructions are not formalized in the x86 assembly semantics we use, so we cannot prove that replay function is correctly defined. Instead we modify the last ("pretty-printing") phase of the compiler so that these primitive calls map to assembly instructions, and one has to trust that they match the specification.

#### 4.2 Event Interleaving Layer

After abstracting memory accesses into the operation on the log, we then need to model possible interleaving among multiple CPUs. In our approach, this is done through a new layer which adds *context queries*.

The concurrent context  $\varepsilon$  (sometimes called the "oracle") is a function of the CPU-id and the log which has the type  $\varepsilon$  : Z -> list event -> list event. It is one component of the abstract state, and it represents *all the other CPUs*, from the perspective of code running on the current CPU. Any time a program does an operation which reads or writes shared memory, it should first query  $\varepsilon$  by giving it the current log. The oracle will reply with a list of events that other CPUs have generated since then, and we update the log by appending those new events to it.

Primitive specifications are provided read-only access to a context  $\varepsilon$  by the verification framework, and the framework also guarantees that two properties are true of  $\varepsilon$ : (1) the returned partial log from the oracle query does not contain any events generated by the given CPU-id; and (2) if we query the oracle with the well-formed shared log, the updated log after the oracle query will be well-formed.

Similar to Sect. 4.1, we provide primitives in  $L_0$  which query  $\varepsilon$  and extend the log. Then in this second layer, we can model abstract operations with interleaving. For example, mcs\_SET\_NEXT can be re-written as

```
void mcs_set_next(uint lk_id, uint cpuid, uint pv_id){
mcs_log(lk_id, cpuid);
mcs_SET_NEXT(lk_id_cpuid_nv_id);
```

```
3 mcs_SET_NEXT(lk_id, cpuid, pv_id); }
```

by using the logical primitive which corresponds to the oracle query (The function mcs\_log refines the semantics of atomic\_mcs\_log in the lowest layer by the match\_MCSLOCK relation). To model the interleaving, all the setter and getter functions defined in Sect. 4.1 should be combined with the oracle query.

Trust in the Machine Model. Some of the design decisions in the memory access layers have to be trusted, so the division between machine model and implementation is unfortunately slightly blurred. Ideally, we would have a generic machine model as proposed by Gu et al. [8], where memory is partitioned into thread-local memories (no events), lock-protected memory (accesses generate PUSH/PULL events), and atomic memory (each access generates one READ/ WRITE/SWAP/etc. event). However, our starting point is the CompCert x86 semantics, which was designed for single-threaded programs, and does not come with a log, so we add a log and memory access primitives ourselves. But because the spinlock module is the only code in the OS that uses atomic memory, we do not add a generic operation called read\_word etc. Instead we take a short-cut and specify the particular 6 memory accesses that the lock code uses: mcs get next5 etc. For these procedures to correctly express the intended semantics, there are two trusted parts we must take care to get right. First, each access to non-thread-local memory must generate an event, so we must not forget the call to mcs SET NEXT log. Second, to account for interleavings between CPUs (and not accidentally assume that consecutive operations execute atomically) we must not forget the call to  $mcs_log$  after each access.

# 4.3 Low-Level Functional Specification

Using the primitives that we have defined in lower layers, we prove the correctness of lock acquire, mcs\_acquire, and release, mcs\_release. The target code in this layer is identical to the code in Fig. 1 except two aspects. First, we replaced all operations on memory with the getters and setters described in Sect. 4.2. Second, mcs\_acquire has one more argument, which is the bound number for the client code of the lock.

Since the functions defined in Sect. 4.2 already abstract interleaving of multiple CPUs, the proofs in this layers work just like sequential code verification. We find out the machine state after the function call by applying the C operational semantics to our function implementation, and check that it is equal to the desired state defined in our specification.

However, writing the specifications for these functions is slightly subtle, because they contain while-loops without any obviously decreasing numbers. Since our specifications are Coq functions we need to model this by structural recursion, in some way that later will let us show the loop is terminating. So to define the semantics of mcs\_wait\_lock, we define an auxiliary function CalMCS\_AcqWait which describes the behavior of the first *n* iterations of the loop: each iteration queries the environment context  $\varepsilon$ , replays the log to see if busy is now false, and appends a GET\_BUSY event. If we do not succeed within *n* iterations the function is undefined (Coq None). Then, in the part of the specification for the acquire lock function (CalMCS\_AcqWait) where we need to talk about the while loop, we say that it loops for some "sufficiently large" number of iterations CalWaitLockTime tq.

```
1 ... match CalMCS_AcqWait (CalWaitLockTime tq) ... with
2 | Some ... => Some ....
3 | _ => None
4 end ...
```

The function CalWaitLockTime computes a suitable number of loop iterations based on tq, the time-bounds which each of the queuing CPUs promised to respect. We will show how it is defined in Sect. 4.5. However, in *this part* of the proof, the definition doesn't matter. Computations where n reaches 0 are considered crashing, and our ultimate theorem is about safe programs, so when proving that the C code matches the specification we only need to consider cases when CalMCS\_AcqWait returned (Some l). It is easy to show in a downward simulation that the C loop can match any such finite run, since the C loop can run any number of times.

## 4.4 Data Representation and Ghost State

From here on, we never have to think about C programs again. All the subsequent reasoning is done on Coq functions manipulating ordinary Coq data types, such as lists, finite maps, and unbounded integers. Verifying functional programs written in Coq's Gallina is exactly the situation Coq was designed to deal with. However, the data computed by the replay function in the previous layer still corresponds exactly to the array-of-structs that represents the state of the lock in memory. In particular, the intuitive reason that the algorithm is fair is that each CPU has to wait in a queue, but this conceptual queue is not identical with the linked-list in memory, because the next-pointers may not be set.

In order to keep the data-representation and liveness concerns separate, we introduce an intermediate layer, which keeps the same sequence of operations and same log of events, but manipulates an *abstracted data representation*. We provide a different replay function with the type QS CalLock: Multi Log -> option (nat \* nat \* head status \* list Z \* ZSet.t \* list nat). The tuple returned by this replay function provides the information we need to prove liveness. The meaning of a tuple (c1, c2, b, q, slow, t) is as follows: c1 and c2 are upper bounds on how many more operations the CPU which currently holds the lock will generate as part of the critical section and of releasing the lock, respectively. They are purely logical ghost state but can be deduced from the complete history of events in the system. b is either LHOLD or LFREE, the lock status of the head of the queue. q is the list of the CPUs currently waiting for the lock, and t is the list of bound numbers that corresponds to each element in q. slow is a finite set which represents the subset of CPUs in q that have not yet executed their set next operation. Our liveness proof is based on the fact that each CPU only needs to wait for CPUs that are ahead of it in q.

Invariant. The replay function plays two different roles. When it returns Some v, for some tuple v, it describes what the current state of the system is, which lets us write the specifications for the primitives. At the same time, the cases where the function is defined to return None are also important, because this can be read as a description of events that are *not* possible. For example, from inspecting the program, we know that each CPU will create exactly one SET\_NEXT event before it starts generating GET\_BUSY events, and this fact will be needed when doing the proofs in the later layers (Sect. 4.5). By taking advantage of the side conditions in the replay function, we can express all the invariants about the log in a single statement, "the replay function is defined":

$$\exists$$
 c1 c2 b q s t. QS\_CalLock(l) = Some(c1, c2, b, q, s, t)

To show that the ghost layer refines the previous layer, we show a one-step forward-downward refinement: if the method from the higher layer returns, then method in the lower layer returns a related value. For this particular layer the log doesn't change, so the relation in the refinement is just equality, and the programmer just has to show that the lower-level methods are at least as defined and that they return equal results for equal arguments.

#### 4.5 Liveness and Atomicity

The specification in the previous section is still too low-level and complex to be usable by client code in the rest of the system. First, the specification of the mcs\_acquire and mcs\_release primitives contain loops, with complicated bounds on the number of iterations, which clients certainly will not want to reason directly about. More importantly, since the specifications generate multiple events, clients would have to show all interleavings generate equivalent results.

To solve this we propose a basic design pattern: build a new layer with *atomic specifications*, i.e. each primitive is specified to generate a single event. For an atomic layer there is a therefore a one-to-one mapping between events and primitives, and the global log can be seen as a record of which primitives were invoked in which order. Thus, the refinement proof which ascribes an atomic specification proves once and for all that overlapping and interleaved primitive invocations give correct results. In this layer, the specifications only use three kinds of events: taking the lock (WAIT\_LOCK n), releasing it (PASS\_LOCK), and modifications of the shared memory that the lock protects (TSHARED ).

Figure 6 shows the final specification for the wait primitive. We show this one in full detail, with no elisions, because this is the interface that clients use. First, the specification for the lock acquire function itself (mcs\_wait\_hlock\_spec) takes the function arguments bound, index, ofs, and maps an abstract state (RData) to another. When writing this specification we chose to use two components in the abstract state, the log (multi\_log) and also a field (lock) which records for each numbered lock if it is free (LockFalse) or owned by a CPU (LockOwn). The lock field is not very important, because the same information can also be computed from the log, but exposing it directly to clients is sometimes more convenient.

The specification returns **None** in some cases, and it is the responsibility of the client to ensure that does not happen. So clients must ensure that: the CPU is in kernel/host mode (for the memory accesses to work); the index/offset (used to compute the lock id) are in range; the CPU did not already hold the lock (LockFalse); and the log is well-formed (H CalLock l' is defined, which will always be the case if H CalLock l is defined). When all these preconditions are satisfied, the specification queries the context once, and appends a single new WAIT LOCK event to the log. Figure 6 also shows the replay function H CalLock. It has a much simpler type than QS CalLock in the previous layer, because we have abstracted the internal state of the lock to just whether it is free (LEMPTY), held (LHOLD), and if taken, the CPU id (Some i) of the holder of the lock. Unlike the three bound numbers in the previous layer, here we omit the numbers for the internal lock operations and only keep the bound self c for the number of events generated during the critical section. Again, it's the client's responsibility to avoid the cases when H CalLock returns None. In particular, it is only allowed to release the lock or to generate memory events if it already holds the lock (zeq i i0), and each memory event decrements the counter, which must not reach zero. The client calling wait lock specifies the initial value n of the counter, promising to take at most n actions within the critical section.

In the rest of the section, we show how to prove that the function does in fact satisfy this high-level atomic specification. Unlike the previous layers we considered, in this case the log in the upper layer differs from the one in the lower layer. For example, when a CPU takes the lock, the log in the upper layer

```
Fixpoint H CalLock (l: MultiLog) : option (nat * head status * option Z) :=
    match l with
      | nil => Some (0, LEMPTY, None)
3
4
      | (TEVENT i e) :: l' =>
        match H CalLock l' with
5
          | Some (S self c', LHOLD, Some i0) =>
6
            match zeq i i0, e with
              | left , TTICKET REL LOCK => Some (0, LEMPTY, None)
8
              | left , TSHARED => Some (self c', LHOLD, Some i0)
9
              _, _ => None end
10
          | Some (_, LEMPTY, None) =>
            match e with
              | TTICKET (WAIT LOCK n) => Some (n, LHOLD, Some i)
              => None end
          => None end end.
Definition mcs wait hlock spec (bound index ofs :Z) (adt: RData) : option RData :=
    let cpu := CPU ID adt in
    match (ikern adt, ihost adt, index2Z index ofs) with
    | (true, true, Some abid) =>
4
     match ZMap.get abid (multi log adt), ZMap.get abid (lock adt) with
     | MultiDef l, LockFalse =>
6
       let to := ZMap.get abid (multi oracle adt) in
       let l1 := (to cpu l) ++ l in
8
       let l' := (TEVENT cpu (TTICKET (WAIT LOCK (Z.to nat bound)))) :: l1 in
0
       match H CalLock l' with
       | Some =>
         Some adt {multi log: ZMap.set abid (MultiDef l') (multi log adt)}
                  {lock: ZMap.set abid LockOwn (lock adt)}
       => None end
14
     _, _ => None end
15
    _ => None end.
16
```

Fig. 6. The final, atomic, specification of the aquire lock function.

just has the one atomic event (WAIT\_LOCK n), while the log in the underlay has a flurry of activity (swap the tail pointer, set the next-pointer, repeatedly query the busy-flag). Because the log represents shared data, we can not use any arbitrary refinement relation R for it. Eventually the framework needs to combine the local per-CPU simulations to show that there exists a consistent global log for the entire system [9], so we need to know that all the CPUs produced equal logs. Our solution is to require the simulation relation R to be a function f. In other words, when proving the simulation, we find a function f for the logs, such that  $f(l_{MQMCSLockOp}) = l_{MHMCSLockOp}$ .

As for the MCS Lock, we define a function relate\_mcs\_log from the implementation log to the atomic log. Figure 7 shows by example what it does. It keeps the shared memory events as they are, discards the events that are generated while a CPU wait for the lock, and maps just the event that finally takes or releases the lock into WAIT\_LOCK and REL\_LCOK.




Fig. 7. Log sequence and Log refinement example

We then prove a one-step refinement theorem from the atomic specification to the implementation, in other words, that if a call to the atomic primitive returns a value, then a call to its implementation also returns with a related log:

**Theorem 3 (MCS Wait Lock Exist).** Suppose  $d_{MHMCSLockOp}$  and  $d_{MQMCSLockOp}$  satisfy the layer invariants and are related by relate\_mcs\_log( $d_{MQMCSLockOp}$ ) =  $d_{MHMCSLockOp}$ . If wait\_hlock\_spec( $d_{MHMCSLockOp}$ ) = Some( $d'_{MHMCSLockOp}$ ), then there exists some  $d'_{MQMCSLockOp}$  which is wait\_qslock\_spec( $d_{MQMCSLockOp}$ ) =  $d'_{MQMCSLockOp}$  and is related with  $d'_{MHMCSLockOp}$  by relate\_mcs\_log( $d'_{MQMCSLockOp}$ ) =  $d'_{MHMCSLockOp}$ .

The proof requires a *fairness assumption*. A CPU cannot take the lock until the previous CPU releases it, and the previous CPU cannot release it if it never gets to run. Specifically, we assume there exists some constant F (for "fairness") such that no CPU that enters the queue has to wait for more than F events until it runs again. The way we phrase this in Coq is quite similar to how the bound numbers c1 and c2 are handled: we define a separate replay function CalBound<sub>i</sub>(l) which "counts down" to the next time that CPU *i* must be scheduled, and add a hypothesis that the count never reaches zero.

We then define a natural-number valued termination measure  $M_i(cl,c2, h, q, s, l)$  This is a bound on how many events the CPU *i* will have to wait for in a state represented by the log l, and where QS\_CalLock(l) = Some(cl,c2,h,q++*i*::q\_0,s,t++n::t\_0). Note that we partition the waiting queue into two parts q and *i*::q\_0, where q represents the waiting CPUs that were ahead of *i* in the queue. The function *M* has two cases that depend on the head status.

$$\begin{split} M_i(\texttt{cl},\texttt{c2},\texttt{LEMPTY},\texttt{q},\texttt{s},\texttt{l}) &= \texttt{CalBound}_{\texttt{hd}(q)}(\texttt{l}) + (K_1(\varSigma\texttt{t}) + |\texttt{q} \cup \texttt{s}|) \times K_2) \\ M_i(\texttt{cl},\texttt{c2},\texttt{LHOLD},\texttt{q},\texttt{s},\texttt{l}) &= \texttt{CalBound}_{\texttt{hd}(q)}(\texttt{l}) + \texttt{BoundValAux} \times K_2 \\ & \text{where }\texttt{BoundValAux} = (\texttt{cl} + \texttt{c2} + (\varSigma{tl}(\texttt{t})) \times K_1 + |\texttt{tl}(\texttt{q}) \cup \texttt{s}|) \end{split}$$

In short, if the lock is not taken, the bound M is the sum of the maximum time until the first thread in the queue gets scheduled again (CalBound<sub>hd(q)</sub>(l)),

plus a constant times the sum of the number of operations to be done by the CPUs ahead of *i* in the queue ( $\Sigma t$ ) and the number of CPUs ahead of *i* which has yet to execute SET\_NEXT operation ( $|\mathbf{q} \cup \mathbf{s}|$ ). If the lock is currently held, then  $\mathbf{c1} + \mathbf{c2}$  is a bound of the number of operations it will do. The definition of *M* is justified by the following two lemmas. First, we prove that M decreases if CPU *i* is waiting and some other CPU *j* executes an event  $\mathbf{e}_i$ .

Lemma 4 (Decreasing measure for other CPUs). Assuming that  $QS\_CalLock(l) = Some(c1, c2, h, q_1++i::q_2, s, t_1++c::t_2)$ , where  $|q_1| = |t_1|$  as well as  $QS\_CalLock(e_j::l) = Some(c1', c2', h', q', s', t')$  for some  $j \neq i$  and  $CalBound(e_j::l) > 0$ . Then we can split  $q' = q_1'++i::q_2'$ , and  $M_i(c1', c2', h', q_1', s', t_1', e_j::l) < M_i(c1, c2, h, q_1, s, t_1, l)$ .

The second lemma ensures that the waiting loop will eventually terminate (The preconditions that *i* is somewhere in the waiting queue, and that it has already left the set s, correspond the set-up which wait\_lock does before it starts looping).

**Lemma 5 (Loop termination).** Let's assume that  $QS\_CalLock(l) = Some(c1, c2, h, q_1++i::q_2, s, t_1++c::t_2)$ , where  $|q_1| = |t_1|$ , with  $i \notin q_1$  and  $i \notin s$ . If  $k > M_i(c1, c2, h, q_1, s, t_1)$ , then there exists l' such that CalWaitGet(k, i, l) = Some(l').

Now, to prove that the loop in  $mcs\_acquire$  specification is defined, we just have to pick the function CalWaitLockTime so that CalWaitLockTime(t) is greater than M at that point. The rest of the simulation proof for Theorem 3 is straightforward. Except the waiting loop, other operations in the wait lock function are deterministic and finite.

### 4.6 From Downwards- to Upwards-Simulation

When moving from sequential to concurrent programs we must re-visit some fundamental facts about refinement proofs. Ultimately, the correctness theorem we want to prove is "all behaviors of the machine satisfy the specification". If we model the machine and the specification as two transition systems M and S, then this corresponds to upwards simulation: if  $S \sim M$  and  $M \Longrightarrow^* M'$ , then  $\exists S'.S' \sim M'$  and  $S \Longrightarrow^* S'$ , and if M is stuck then S is stuck also. But directly proving an upwards simulation is difficult. You are given a long sequence of low-level steps, and have to somehow reconstruct the high-level steps and high-level ghost state corresponding to it. One of the insights that made the CompCert project possible [18] is that as long as M is deterministic and S is not stuck, it suffices to prove a downward simulation: if  $S \sim M$  and  $S \Longrightarrow S'$ , then  $\exists M'.S' \sim M'$  and  $M \Longrightarrow^* M'$ . (The assumption that S is not stuck is standard, it corresponds to only proving refinement for "safe" clients regarding to the specifications.)

Unfortunately, concurrent programs are not deterministic: we want to prove that every interleaving of operations from different CPUs in the low-level

machine results in correct behavior. So if we had directly modeled the implementation as a nondeterministic transition system, then we would have to work directly with upwards simulations, which would be intractable when reasoning about the low-level details of C programs.

In our approach, all the nondeterminism is isolated to the concurrent context  $\varepsilon$ . Any possible interleaving of the threads can be modelled by initializing the abstract state with a particular  $\varepsilon_L$ , and the execution proceeds deterministically from there. Therefore we can still use the Compcert/CertiKOS method of first proving a downward simulation and then concluding the existence of a upward simulation as a corollary.

# 5 Evaluation

*Clients.* The verified MCS lock code is used by multiple clients in the CertiKOS system. To be practical the design should require as little extra work as possible compared to verifying non-concurrent programs, both to better match the programmer's mental model, and to allow code-reuse from the earlier, single-processor version of CertiKOS.

<pre>uint palloc (uint cid){</pre>		<pre>Inductive SharedMemEvent :=</pre>
2		2   OMEME (l: list Integers.Byte.int)
3	acquire_lock_AT();	3   OATE (a: ATable)
4		4   OPALLOCE (b: Z)
5	release_lock_AT();	5
6	<pre>return palloc free index; }</pre>	

Fig. 8.	palloc	Example
---------	--------	---------

For this reason, we don't want our machine model to generate an event for every single memory access to shared memory. Instead we use what we call a push/pull memory model [8,9]. A CPU that wants to access shared memory first generates a "pull" event, which declares that that CPU now owns a particular block of memory. After it is done it generates a "push" event, which publishes the CPU's local view of memory to the rest of the system. In this way, individual memory reads and writes are treated by the same standard operational semantics as in sequential programs, but the state of the shared memory can still be replayed from the log. The push/pull operations are logical (generate no machine code) but because the replay function is undefined if two different CPUs try to pull at the same time, they force the programmer to prove that programs are well-synchronized and race-free. Like we did for atomic memory operations, we extend the machine model at the lowest layer by adding logical primitives, e.g. release shared which takes a memory block identifier as an argument and adds a OMEME (l:list Integers.Byte.int) event to the log, where the byte list is a copy of the contents of the shared memory block when the primitive was called.

When we use acquire/release\_shared we need a lock to make sure that only one CPU pulls, so we begin by defining combined functions acquire\_lock which takes the lock (with a bound of 10) and then pulls, and release\_lock which pushes and then releases the lock. The specification is similar to pass\_hlock\_spec, except it appends *two* events.

Similar to Sect. 4.5, logs for different layers can use different types of pull/push events. Figure 8(right) shows the events for the palloc function (which uses a lock to protect the page allocation table). The lowest layer in the palloc-verification adds OMEME events, while higher layers instead add (OATE (a: ATable)) events, where the relation between logs uses the same relation as between raw memory and abstract ATable data. Therefore, we write wrapper functions acquire/release\_lock\_AT\_spec, where the implementation just calls acquire/release\_lock with the particular memory block that contains the allocation table, but the specification adds an OATE event.

```
Definition release lock AT spec adt := ...
   let l' := TEVENT cpu (TTICKET REL LOCK)::TEVENT cpu (TSHARED(OATE(AT adt)))::l
    in match H_CalLock l' with Some _ => Some (adt { ... l' ...}) | None => None ...
Function palloc'_spec (n: Z) (adt: RData): option (RData * Z) :=
   match acquire lock AT spec adt with
    | Some adt1 => match palloc aux spec n adt1 with
3
                  | Some (adt2, i) =>
4
                    match release lock AT spec adt2 with
5
                    | Some adt3 => Some (adt3, i)
                    _ => None end
                  => None end
8
   => None end.
```

Fig. 9. Specification for palloc

We can then ascribe a low-level functional specification palloc'\_spec to the palloc function. As shown in Fig. 9, this is decomposed into three parts, the acquire/release lock, and the specification for the critical section. The critical section spec is exactly the same in a sequential program: it does not modify the log, but instead only affects the AT field in the abstract data.

Then in a final, pure refinement step, we ascribe a high-level atomic specification lpalloc\_spec to the palloc function. In this layer we no longer have any lock-related events at all, a call to palloc appends a single OPALLOCE event to the log. This is when we see the proof obligations related to liveness of the locks. Specifically, in order to prove the downwards refinement, we need to show that the call to palloc'\_spec doesn't return None, so we need to show that H\_CalLock l' is defined, so in particular the bound counter must not hit zero. By expanding out the definitions, we see that palloc'\_spec takes a log l to REL\_LOCK :: (OATE (AT adt)) :: (TSHARED OPULL) :: (WAIT\_LOCK 10) :: l. The initial bound is 10, and there are two shared memory events, so the count never goes lower than 8. If a function modified more than one memory block

there would be additional push- and pull-events, which could be handled by a larger initial bound.

Like all kernel-mode primitives in CertiKOS, the palloc function is total: if its preconditions are satisfied it always returns. So when verifying it, we show that all loops inside the critical section terminate. Through the machinery of bound numbers, this guarantee is propagated to the while-loops inside the lock implementation: because all functions terminate, they can know that other CPUs will make progress and add more events to the log, and because of the bound number, they cannot add push/pull events forever. On the other hand, the framework completely abstract away how long time (in microseconds) elapses between any two events in the log.

*Code Reuse.* The same acquire/release\_lock specifications can be used for all clients of the lock. The only proofs that need to be done for a given client is the refinement into abstracted primitives like release\_lock\_AT\_spec (easy if we already have a sequential proof for the critical section), and the refinement proof for the atomic primitive like lpalloc\_spec (which is very short). We never need to duplicate the thousands of lines of proof related to the lock algorithm itself.

Using More than One Lock. The layers approach is particularly nice when verifying code that uses more than one lock. To avoid deadlock, all functions must acquire the locks in the same order, and to prove the correctness the ordering must be included in the program invariant. We *could* do such a verification in a single layer, by having a single log with different events for the two locks, with the replay function being undefined if the events are out of order. But the layers approach provides a better way. Once we have ascribed an atomic specification to palloc, as above, all higher layers can use it freely without even knowing that the palloc implementation involves a lock. For example, some function in a higher layer could acquire a lock, allocate a page, and release the lock; in such an example the order of the layers provides an order on the locks implicitly.

**Proof Effort.** Among all the proofs, the most challenging are the starvation freedom theorems like Theorem 3, and the functional correctness proofs for mcs\_acquire and mcs\_release in Sect. 4.3. The total lines of code for starvation freedom is 2.5k lines, 0.6k lines for specifications, and 1.9k lines for proofs. This is because of the subtlety of those proofs. The starvation freedom theorems require many lemmas to express properties about the algorithm state in terms of replaying the log. E.g., if QS\_CalLock(l) = Some(cl, c2, b, q, s, t) and q = nil, then s =  $\emptyset$  and t = nil. This fact looks trivial in a pen-and-paper proof, but requires multiple lines in the mechanized proof. The total lines of codes for the low-level functional correctness of mcs\_acquire and mcs\_release are 3.2 K lines, 0.7k lines for specifications, and 2.5k lines for proofs. It is much bigger than other code correctness proofs for while-loops in CertiKOS, because these loops do not have any explicit decreasing value. While our proofs are completely manual, the layer-based structure should be equally helpful when using proof automation to handle individual lemmas.

As can be seen from these line counts, proofs about concurrent programs have a huge ratio of lines of proof to lines of C code. If we tried to directly verify shared objects that use locks to perform more complex operations, like thread scheduling and inter-process communication, a monolithic proof would become much bigger than the current one, and would be quite unmanageable. The modular lock specification is essential here.

### 6 Related Work and Conclusions

Verified System Software. CertiKOS is an end-to-end verified concurrent system showing that its assembly code indeed "implements" (contextually simulates) the high-level specification. Other verified systems [10, 16, 27], are single-threaded, or use a per-core big kernel lock. The Verisoft team used VCC [2] to verify spinlocks in a hypervisor by directly postulating a Hoare logic rather than building on top of an operational semantics for C, and only proved properties about the lowlevel primitives rather than the full functionality of the hypervisor. By contrast, CertiKOS deals with the problem of formulating a specification in a way that can be used as one layer inside a large stack of proofs. As for CertiKOS itself, while we discussed the "local" verification of a single module, other papers explain how to relate the log and context to a more realistic nondeterministic machine model [8], how to "concurrently link" the per-CPU proofs into a proof about the full system [9], and how this extends to multiple threads per CPU [9].

Fine-Grained Concurrency. The MCS algorithm uses low-level operations like CAS instead of locks. There is much research about how to reason about such programs, more than we have space to discuss here. One key choice is how much to prove. At least all operations should be linearizable [13] (a safety property). Some authors have considered mechanized verification of linearizability (e.g. [4,6]), but on abstract transition system models, not directly on executable code. The original definition of linearizability instrumented programs to record a global history of method-invocation and method-return events. However, that's not a convenient theorem statement when verifying client code. Our formulation is closer to Derrick et al. [4], who prove a simulation to a history of single atomic actions modifying abstract state. Going beyond safety, one also wants to prove a progress property such as wait-freedom [11] or (in our case) starvation-freedom [12].

Liang *et al.* [20] showed that the linearizability and progress properties [12] for concurrent objects is exactly equivalent to various termination-sensitive versions of the contextual simulation property. Most modern separation-style concurrent logics [5, 14, 23-26] do not prove the same strong termination-sensitive contextual simulation properties as our work does, so it is unclear how they can be used to prove both the linearizability and starvation-freedom properties of our MCS Lock module. Total-TaDA [24] can be used to prove the total correctness of concurrent programs but it has not been mechanized in any proof assistant and there is no formal proof that its notion of liveness is precisely

equivalent to Helihy's notion of linearizability and progress properties for concurrent objects [12]. FCSL [25] attempts to build proofs of concurrent programs in a "layered" way, but it does not address the liveness properties. Many of these program logics [14,26], however, support higher-order functions which our work does not address.

Other Work on the MCS Algorithm. We are aware of two other efforts to apply formal verification methods to the MCS algorithm. Ogata and Futatsugi developed a mechanized proof using the UNITY program logic. [22] They work with an abstract transition system, not executable code. Like us, their correctness proof works by refinement (between a fine-grained and a more atomic spec) but they directly prove backward simulation.

The other MCS Lock verification we know of is by Liang and Feng [19], who define a program logic LiLi to prove liveness and linearizability properties and verify the MCS algorithm as one of their examples. The LiLi proofs are done on paper, so they can omit many "obvious" steps, and they work with a simple while-loop language instead of C. Many of the concepts in our proof are also recognizable in theirs. In their invariant and precondition they use specificational variables ta and tb (like la in Sect. 4.3), tl and S (like q and s in Sect. 4.4), and their termination measure  $f(\mathfrak{G})$  includes the length of tl and the size of S (like M in Sect. 4.5). On the other hand, the fairness constant makes no appearance in  $f(\mathfrak{G})$ , because fairness assumptions are implicit in their inference rules.

A big difference between our work and LiLi is our emphasis on modularity. Between every two lines of code of a program in LiLi, you need to prove all the different invariants, down to low-level data representation in memory. In our development, these concerns are in different modules which can be completed by different programmers. Similarly, we aim to produce a stand-alone specification of the lock operations. In the LiLi example, the program being verified is an entire "increment" operation, which takes a lock, increments a variable and releases the lock. The pre/post-conditions of the code in the critical section includes the lowlevel implementation invariants of the lock, and the fact the lock will eventually be released is proved for the "increment" operation as a whole. Our locks are specified using *bound* numbers, so they can be used by many different methods.

Apart from modularity, one can see a more philosophical difference between the CertiKOS approach and program logics such as LiLi. Liang and Feng are constructing a program logic which is tailor-made precisely to reason about liveness properties under fair scheduling. To get a complete mechanized proof for a program in that setting would require mechanizing not only the proof of the program itself, but also the soundness proof for the logic, which is a big undertaking. Other parts of the program will favor other kinds of reasoning, for example many researchers have studied program logics with inference rules for reasoning about code *using* locks. One of the achievements of the CertiKOS style of specification is its flexibility, because the same model—a transition system with data abstraction and a log of events—works throughout the OS kernel. When we encountered a feature that required thinking about liveness and fairness, we were able to do that reasoning without changing the underlying logical framework. Conclusion and Future Work. Using the "layers" framework by Gu et al. [7] made our MCS lock proofs modular and reusable. It also lets us verify the code from end to end and extract certified executable code. Those proofs are also combined with client code using MCS Locks, which shows they can be used in a large scale system verification without increasing the complexity dramatically. In the future, we are planning to devise generic methods for building oracles, log replay functions, liveness proofs, and so on. We intend to generalize the machine model to handle weak memory models instead of assuming sequential consistency. And we also plan to apply this approach to other concurrent algorithms.

Acknowledgments. We would like to thank our anonymous referees for helpful feedbacks that improved this paper significantly. This research is based on work supported in part by NSF grants 1521523 and 1319671 and DARPA grants FA8750-12-2-0293, FA8750-16-2-0274, and FA8750-15-C-0082. The U.S. Government is authorized to reproduce and distribute reprints for Governmental purposes notwithstanding any copyright notation thereon. The views and conclusions contained herein are those of the authors and should not be interpreted as necessarily representing the official policies or endorsements, either expressed or implied, of DARPA or the U.S. Government.

## References

- 1. Boyd-wickizer, S., Kaashoek, M.F., Morris, R., Zeldovich, N.: Non-scalable locks are dangerous. In: Proceedings of the Ottawa Linux Symposium (OLS 2012) (2012)
- Cohen, E., Dahlweid, M., Hillebrand, M., Leinenbach, D., Moskal, M., Santen, T., Schulte, W., Tobies, S.: VCC: a practical system for verifying concurrent C. In: Berghofer, S., Nipkow, T., Urban, C., Wenzel, M. (eds.) TPHOLs 2009. LNCS, vol. 5674, pp. 23–42. Springer, Heidelberg (2009). https://doi.org/10.1007/ 978-3-642-03359-9\_2
- 3. Corbet, J.: Ticket spinlocks, February 2008. https://lwn.net/Articles/267968/
- Derrick, J., Schellhorn, G., Wehrheim, H.: Mechanically verified proof obligations for linearizability. ACM Trans. Program. Lang. Syst. 33(1), 1–43 (2011)
- Dinsdale-Young, T., Dodds, M., Gardner, P., Parkinson, M.J., Vafeiadis, V.: Concurrent abstract predicates. In: D'Hondt, T. (ed.) ECOOP 2010. LNCS, vol. 6183, pp. 504–528. Springer, Heidelberg (2010). https://doi.org/10.1007/ 978-3-642-14107-2.24
- Doherty, S., Groves, L., Luchangco, V., Moir, M.: Formal verification of a practical lock-free queue algorithm. In: de Frutos-Escrig, D., Núñez, M. (eds.) FORTE 2004. LNCS, vol. 3235, pp. 97–114. Springer, Heidelberg (2004). https://doi.org/10.1007/ 978-3-540-30232-2\_7
- Gu, R., Koenig, J., Ramananandro, T., Shao, Z., Wu, X., Weng, S.-C., Zhang, H., Guo, Y.: Deep specifications and certified abstraction layers. In: Proceedings of the 42nd ACM Symposium on Principles of Programming Languages, pp. 595–608 (2015)
- Gu, R., Shao, Z., Chen, H., Wu, X., Kim, J., Sjoberg, V., Costanzo, D.: Certikos: an extensible architecture for building certified concurrent OS kernels. In: 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI 2016). USENIX Association (2016)

- Gu, R., Shao, Z., Wu, X., Kim, J., Koenig, J., Ramananandro, T., Sjoberg, V., Chen, H., Costanzo, D.: Language and compiler support for building certified concurrent abstraction layers. Technical report YALEU/DCS/TR-1530, Department of Computer Science, Yale University, New Haven, CT, October 2016
- Hawblitzel, C., Howell, J., Lorch, J.R., Narayan, A., Parno, B., Zhang, D., Zill, B.: Ironclad apps: end-to-end security via automated full-system verification. In: Proceedings of the 11th USENIX Conference on Operating Systems Design and Implementation, (OSDI 2014) USENIX Association (2014)
- Herlihy, M.: Wait-free synchronization. ACM Trans. Program. Lang. Syst. 13(1), 124–149 (1991)
- Herlihy, M., Shavit, N.: The Art of Multiprocessor Programming. Morgan Kaufmann, Burlington (2008)
- Herlihy, M.P., Wing, J.M.: Linearizability: a correctness condition for concurrent objects. ACM Trans. Program. Lang. Syst. 12(3), 463–492 (1990)
- Jung, R., Swasey, D., Sieczkowski, F., Svendsen, K., Turon, A., Birkedal, L., Dreyer, D.: Iris: monoids and invariants as an orthogonal basis for concurrent reasoning. In: Proceedings 42nd ACM Symposium on Principles of Programming Languages, pp. 637–650 (2015)
- Kim, J., Sjöberg, V., Gu, R., Shao, Z.: Safety and liveness of MCS lock-layer by layer (long version). Technical report YALEU/DCS/TR-1535, Department of Computer Science, Yale University, New Haven, CT, September 2017
- Klein, G., Elphinstone, K., Heiser, G., Andronick, J., Cock, D., Derrin, P., Elkaduwe, D., Engelhardt, K., Kolanski, R., Norrish, M., et al.: seL4: formal verification of an OS kernel. In: SOSP 2009: the 22nd ACM SIGOPS Symposium on Operating Systems Principles, pp. 207–220 (2009)
- Leroy, X.: Formal verification of a realistic compiler. Commun. ACM 52(7), 107– 115 (2009)
- Leroy, X.: A formally verified compiler back-end. J. Autom. Reason. 43(4), 363–446 (2009)
- Liang, H., Feng, X.: A program logic for concurrent objects under fair scheduling. In: Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL 2016, pp. 385–399. ACM, New York (2016)
- Liang, H., Hoffmann, J., Feng, X., Shao, Z.: Characterizing progress properties of concurrent objects via contextual refinements. In: D'Argenio, P.R., Melgratti, H. (eds.) CONCUR 2013. LNCS, vol. 8052, pp. 227–241. Springer, Heidelberg (2013). https://doi.org/10.1007/978-3-642-40184-8\_17
- Mellor-Crummey, J.M., Scott, M.L.: Algorithms for scalable synchronization on shared-memory multiprocessors. ACM Trans. Comput. Syst. 9(1), 21–65 (1991)
- Ogata, K., Futatsugi, K.: Formal verification of the MCS list-based queuing lock. In: Thiagarajan, P.S., Yap, R. (eds.) ASIAN 1999. LNCS, vol. 1742, pp. 281–293. Springer, Heidelberg (1999). https://doi.org/10.1007/3-540-46674-6.24
- da Rocha Pinto, P., Dinsdale-Young, T., Gardner, P.: TaDA: a logic for time and data abstraction. In: Jones, R. (ed.) ECOOP 2014. LNCS, vol. 8586, pp. 207–231. Springer, Heidelberg (2014). https://doi.org/10.1007/978-3-662-44202-9\_9
- da Rocha Pinto, P., Dinsdale-Young, T., Gardner, P., Sutherland, J.: Modular termination verification for non-blocking concurrency. In: Thiemann, P. (ed.) ESOP 2016. LNCS, vol. 9632, pp. 176–201. Springer, Heidelberg (2016). https://doi.org/ 10.1007/978-3-662-49498-1\_8
- Sergey, I., Nanevski, A., Banerjee, A.: Mechanized verification of fine-grained concurrent programs. In: PLDI 2015, pp. 77–87 (2015)

- Turon, A., Thamsborg, J., Ahmed, A., Birkedal, L., Dreyer, D.: Logical relations for fine-grained concurrency. In: POPL, pp. 343–356 (2013)
- 27. Yang , J., Hawblitzel, C.: Safe to the last instruction: automated verification of a type-safe operating system. In: Proceedings of the 2010 ACM Conference on Programming Language Design and Implementation, pp. 99–110 (2010)